

Claims

1. A miniature capacitor, comprising:
 - a first electrode;
 - a dielectric structure deposited over the first electrode, the dielectric structure having an overall capacitance density of greater than 25 nF/mm², including:
 - a current leakage inhibiting layer having a thickness of between 15Å and 45Å, and
 - a substantial amount of Nb₂O₅ in combination with the current leakage inhibiting layer; and
 - a second electrode deposited over the dielectric structure.
2. A miniature capacitor in accordance with claim 1 wherein the dielectric structure is a multilayer structure and the current leakage inhibiting layer includes a layer of Al₂O₃ at least 22Å thick.
3. A miniature capacitor in accordance with claim 1 wherein the dielectric structure is a multilayer structure and the current leakage inhibiting layer includes a layer of HfO₂ at least 22Å thick.
4. A miniature capacitor in accordance with claim 1 wherein the dielectric structure is a multilayer structure and the current leakage inhibiting layer includes a layer of ZrO₂ at least 22Å thick.
5. A miniature capacitor in accordance with claim 1 wherein the dielectric structure is a multilayer structure and the current leakage inhibiting layer includes a layer of SiO₂ at least 22Å thick.
6. A miniature capacitor in accordance with claim 1 wherein the overall capacitance density is greater than 30 nF/mm² and the dielectric structure further has a leakage current density of less than 1.0x10⁻⁷ amps/cm².
7. A miniature capacitor in accordance with claim 1 wherein the overall capacitance density of greater than 50 nF/mm² and a leakage current density of less than 1.0x10⁻⁵ amps/cm².
8. A miniature capacitor in accordance with claim 1 wherein at least one of the first and second electrodes includes NbN.
9. A miniature capacitor in accordance with claim 1 wherein at least one of the first and second electrodes includes a transition metal nitride material selected from the group consisting essentially of WN, WSiN, TaN, and TiSiN.

10. A miniature capacitor in accordance with claim 1 wherein at least one of the first and second electrodes includes a noble metal or noble metal alloy material selected from the group consisting essentially of Pt, Pt alloy, Ir, Ir alloy, Pd, Pd alloy, RuO_x, and IrO_x.

11. A miniature capacitor in accordance with claim 1 wherein the dielectric structure is formed by ALD.

11. A miniature capacitor in accordance with claim 1 wherein at least one of the first and second electrodes is formed by ALD.

12. A miniature capacitor in accordance with claim 1 wherein the dielectric structure and at least one of the first and second electrodes is formed in an ALD reaction chamber in a single processing cycle.

13. A miniature capacitor in accordance with claim 1 wherein the dielectric structure is a multilayer structure and the current leakage inhibiting layer includes at least two separate layers of a current leakage inhibiting material and at least one layer of Nb₂O₅ material interposed between the layers of the current leakage inhibiting material.

14. A DRAM device including a miniature capacitor in accordance with claim 1.

15. A method of forming a dielectric structure on a substrate, comprising:
depositing a current leakage inhibiting material over the substrate until the current leakage inhibiting material is between 15Å and 45Å thick; and

depositing a substantial amount of Nb₂O₅ over the substrate in combination with the current leakage inhibiting material, wherein the resulting dielectric structure has an overall thickness of at least approximately 49Å and an overall capacitance density of greater than 25 nF/mm².

16. A method in accordance with claim 15 wherein:
the depositing of the current leakage inhibiting material includes depositing a layer of Al₂O₃; and

the depositing of the Nb₂O₅ includes depositing a layer including a substantial amount of Nb₂O₅ overlying the layer of Al₂O₃.

17. A method in accordance with claim 15 further comprising forming a protective cap layer over the current leakage inhibiting material and the Nb₂O₅ via ALD.

18. A method in accordance with claim 15 further comprising forming an electrode over the substrate before depositing the current leakage inhibiting material and the Nb₂O₅.

19. A method in accordance with claim 18 wherein the Nb₂O₅ is deposited against the electrode and the electrode includes NbN.

20. A method in accordance with claim 18 wherein Nb₂O₅ is deposited against the electrode and the electrode includes a transition metal nitride material selected from the group consisting of WN, WSiN, TaN, and TiSiN.

21. A method in accordance with claim 18 wherein Nb₂O₅ is deposited against the electrode and the electrode includes a noble metal or noble metal alloy material selected from the group consisting essentially of Pt, Pt alloy, Ir, Ir alloy, Pd, Pd alloy, RuO_x, and IrO_x.

22. A method in accordance with claim 15 wherein the depositing of the current leakage inhibiting material and the Nb₂O₅ includes forming a multi-layer structure having two or more layers of current leakage inhibiting material and one or more layers of Nb₂O₅.

23. A method in accordance with claim 15 wherein ALD is used to deposit the current leakage inhibiting material and the Nb₂O₅.

24. A miniature capacitor including a dielectric structure formed in accordance with the method of claim 15.

25. A DRAM device including miniature capacitors having dielectric structures formed in accordance with the method of claim 15.

26. A niobium containing dielectric structure formed by ALD and characterized by a capacitance density of greater than 30 nF/mm² and a leakage current density of less than 1.0x10⁻⁷ amps/cm².

27. A miniature capacitor including a niobium containing dielectric structure in accordance with claim 26.

28. A DRAM device including a miniature capacitor in accordance with claim 27.

29. A niobium containing dielectric structure formed by ALD and characterized by a capacitance density of greater than 50 nF/mm² and a leakage current density of less than 1.0x10⁻⁵ amps/cm².

30. A miniature capacitor including a niobium containing dielectric structure in accordance with claim 29.

31. A DRAM device including a miniature capacitor in accordance with claim 30.